# Digital Electronics 147302 Important Two Marks Questions For ECE Students

### 147302 - Digital Electronics

### Important Two Marks Questions

_{0}S

_{0}’S

_{1}’+I

_{1}S

_{0}’S

_{1}+I

_{2}S

_{0}S

_{1}’+I

_{3}S

_{0}S

_{1}.

1. Draw the circuit diagram for 4 bit Odd parity generator.

2.Implement the following boolean function using suitable multiplexer.

F(x,y,z) = ∑m (0,2,5,7).

3.Draw the block diagram of a 2’s complement adder/subtractor.

4.State the differences between edge triggering and level triggering.

5.Write down the characteristics equation for JK flip flop.

6.What is meant by programmable counter?Mention its applications.

7. Prove that the logical sum of all minterms of a Boolean function of 2

variables is 1.

1. Draw an active – high tri-state buffer and write its truth table.

2. Suggest a solution to overcome the limitation on the speed of an adder.

3. Draw the circuit diagram for 4 bit odd parity generator.

4. Write down the characteristic equation for JK flip-flop.

5. What is meant by programmable counter? Mention its application.

6. Compare and contrast static RAM and dynamic RAM.

7. What is meant by memory expansion? Mention its limit.

8. What are hazards?

9. Draw the block diagram for Moore model.

8. Compare Totem pole and open collector output.

9. What is the combinational logic circuit used to realize the Boolean expression B = I_{0}S_{0}’S_{1}’+I_{1}S_{0}’S_{1}+I_{2}S_{0}S_{1}’+I_{3}S_{0}S_{1}.

10. Suggest a solution to overcome the limitation on the speed of an adder.

11.If a SISO shift register has N stages and if the clock frequency is f,what will be the time delay between input and output .

12 Draw a 2-bit ripple counter and convert this into a 2- bit ring counter

13 How many address bits are required to address 64 x 8 ROM.

14. Give the one bit dynamic RAM cell.

15What is entity? Give an examole.

16.What is a flow table?

1. Prove that the Logical sum of all minterms of a Boolean function of 2 variables is 1.

2. Show that a positive logic NAND gate is a negative logic NOR gate.

3. State DeMorgan’s theorem.

4. Differentiate a decoder from a demultiplexer.

5. Write an expression for borrow and difference in a full subtractor circuit.

6. Distinguish between synchronous and asynchronous sequential circuits.

7. Mention any two differences between the edge triggering and level triggering.

8. What are the advantages of Static RAM compared to Dynamic RAM?

9. What is PAL? How does it differ from PLA?

1. What are hazard free digital circuits?

2. Compare the ASM chart with a conventional flowchart?

3. Prove Consensus theorem

4. Define min terms

5. Diffferentiate combinational and sequential circuit.

6. Draw the state diagram of RS latch.

7. What is meant by programmable counters?

8. How to avoid race around condition?

9. Differntiate Static and dynamic RAM

1. Define programmable logic devices.

1. .Differntiate pulse mode and fundamental mode.

2. Define races.

3. What are the disadvantages of K-Map method?

4. For a switching function of n variables ,how many distinct minterms and maxterms are possible

5. Differentiate between Decoder and de multiplexer.

6. Relate carry generate carry propagate ,sum and carry out of a carry look ahead adder

7. Draw the state table and excitation table of T flip flop.

8. Define lock out in counters.

9. Define PLA and draw the block diagram.

10. What is meant by memory expansion and mention its limit?

11. Draw the block diagram of Moor model

12. Copmare ASM with conventional flow chart

Digital Electronics 147302 Important Two Marks Questions For ECE Students
Reviewed by Rejin Paul
on
7:55 AM
Rating: 5

Subscribe to:
Post Comments (Atom)

Anna University Time Table 2016 PDF

Anna University Exam Time Table Nov Dec 2016 download

Description | links |
---|---|

Nov Dec 2016 Time Table UG | Click here |

Nov Dec 2016 Timetable PG | Click here |

Anna University Results Updates | Click here |

This Website is ” NOT OFFICIAL ” By ANY University. Here We Provide information for About Anna University Affiliated Colleges as well as for VTU(such as study materials, Timetable, Syllabus, Result updates etc). We also concentrate on providing study materials for Competitive Exams, 10th 12th Students. The Particular information/Updates/Results/Notifications appearing in this website are gathered From Official Website of Universities/ Board and schools9, manabadi and from various colleges. These information are Not official and FINAL. For Helping Students We Are Providing Accurately. Thank You For Supporting. We are Not Publishing any Results. We will be Giving Official University Website Links only. We just Post Notifications, Exam Time tables Only – From Rejinpaul Team

All Rights Reserved by Anna University Oct Nov Dec 2016 Jan 2017 Exam Timetable UG PG 1st 3rd 5th 7th Semester © 2015 - 2018

Designed by RejinpaulTeam

Powered by Blogger.

## No comments:

Post Your comments,Views and thoughts Here, Give Us Time To Respond Your Queries